

LXF33K14

Four channels 310 Msps ADC and DAC with 16-bits resolution

Four 16-bit A/D channels with up to 310 Msps data rate and four 16-bit D/A channels with up to 310 Msps data rate and a 1.24 Gsps update rate combined with a Xilinx Kintex Ultrascale makes the LXF33K14 the ideal platform for embedded signal processing applications such as Electronic Warfare, Wideband Radar transceiver or MIMO communication applications. The LXF33K14 is fully compliant to the Vita65.0 openVPX standard and the VITA46.11 VPX shelf management standard.

Analog input and output

Depending on the application requirements it is possible to order the LXF33K14 with either a DC coupled or an AC coupled analog front end. The DC coupled interface is meant for signal acquisitions and playback in the first Nyquist zone while the AC coupled inputs also offers the option for signal acquisition and playback in the second Nyquist zone.

Both the ADC and DAC offer 16-bits resolution further contributing to achieve best in class signal to noise ratios.

Clock tree

The onboard low noise clock generator ensures easy integration into small single board systems as well as standalone operation. For larger systems it is possible to easily synchronize multiple boards by providing an external reference clock. This is a special feature offered by the onboard clock PLL.

FPGA and Memory

The LXF33K14 comprises a Xilinx Kintex Ultrascale KU060 user programmable FPGA. Most of the logic, block RAM and all DSP resources are available for customer processing. With the KU060 FPGA the LXF33K14 offers; 663 K logics cells, 1,080 36 Kbit RAM blocs, 3 PCIe interface blocks and 2,760 DSP48 slices. The FPGA speed grade is -2. The LXF33K14 connects to one 72 bits wide DDR4 memory bank, offering a total of 4GB of storage with error correction codes. At 2400 Mhz the memory bank offers a total bandwidth of 21.6 GB/s. For FPGA configuration the LXF33K14 has a 64MB QSPI FLASH memory.

VPX interface

At the P1 connector the LXF33K14 has two fat pipes that form the data plane. At the expansion plane on P1 there are also two FAT pipes. Each fat pipe can be divided into two thin pipes or four ultra thin pipes. A total of thirty-two user definable LVDS signals connect between the FPGA and the VPX P2 connector. Two types of cooling are supported by the LXF33K14 For the harsher environmental conditions, the board can be ordered in the conduction cooled version. Otherwise the board is available in an air-cooled version.

- VITA65.0 3U OpenVPX compliant
- <19 ns RF to RF Latency
- 1240 MHz DAC update rate
- 1 channel ADC and DAC
- 12-bit Resolution
- 5.4 GHz update Rate
- AC coupled inputs and outputs
- Flexible clock tree
- External Trigger input and output
- User programmable Xilinx Kintex
 Ultrascale KU060 FPGA
- 4GB DDR4-2400 with ECC
- VITA46.11 compliant IPMI Controller
- Air cooled or Conduction cooled

Applications

Systems that will benefit greatly from this product are:

- Radar waveform receivers
- MIMO Applications
- Digital Beam Forming
- Aerospace and test instrumentation
- Telecommunication
 - Software defined radio (SDR)



LXF33K14 Four channels 310 Msps ADC and DAC with 16-bits resolution

Specifications

Analog input/output

- AC or DC coupling
- Bandwidth AC 10 MHz -400 MHz
- Bandwidth DC DC -200 MHz
- AC Full scale input power +6 dBm
- DC Full scale input power +12 dBm
- AC Full scale output power +6 dBm
- DC Full scale output
 power +12 dBm
- · Impedance 50 Ω
- SSMC or MMCX (default) connector

Analog to Digital Conversion

- FS = Max 310 Gsps
- 16 bits
- SNR @ 70MHz 75 dFs
- SFDR @ 70MHz 87 dBc
- SNR @ 170MHz 73.7 dFs
- SFDR @ 170MHz 85 dBc
- ENOB @ 70MHz 12 bits

Digital to Analog Conversion

- FS = Max 1.24 Gsps
- Data rate =Max 310 Gsps
- 16 bit
- SFDR @ 200MHz 85 dBc

FPGA

- Kintex Ultrascale KU060
- XCKU060-1FFVA1156

Memory

- 72 bits DDR4-2400
- 4GB with ECC
- · 64MB QSPI FLASH

Support

- Application example for Windows
- Vivado IP integrator IP cores
- Vivado 19.0 support



logic-x.eu | sales@logic-x.eu

The Netherlands, Europe: +31 172 899020



