FMC JARIET

Mixed-signal front-end. Ultra-low-power 64 GSPS dual-channel 0.1 – 32 GHz

  FMC JARIET datasheet

 

CONTACT US FOR INFO

Description

 

The FMC JARIET is an FMC per VITA 57.1 specification in LF (Long-Form) form factor. The FMC JARIET has a single Electra MX Device from Jariet Technologies which provides
Dual DAC at 64 GSPS/10-bit and Dual ADC at 64 GSPS/10-bit. The ADC has 32 GHz Analog Input full power bandwidth (-3db). The DAC has a useable Analog bandwidth of 32GHz.

The FMC JARIET interfaces via 16 lanes of JESD204B/JESD204C to the host carrier (note for max performance JESD204C with speed of 32 Gbps is utilized). The module has a direct RF sampling clock option up to 32 GHz clock input. The module has 6 SMPM Connectors for its ADC/DACs and Sampling Clock Input.

These features facilitate the development of complex RF solutions and applications such as:

  • Satellite Communications
  • Phased Array Antennas
  • EW/EA Systems
  • Wideband RF Record and Playback
  • Spectrum Monitoring
  • 5G/6G Wireless
  • Test & Measurement

 

Specifications

 

Physical

Dimensions: Single Module
Width: 113.69 mm × 69 mm
Depth: 2.02 mm
Type: FMC Dual ADC/DAC

Configuration

Power: 13W
Temperature: Industrial -40°C to +85°C
Altitude: 40,000 ft non-operating
Relative Humidity: 10 to 90% non-condensing
Front Panel Interface Connectors: Six 50Ω RF SMPM
Operating System: Agnostic

RF TX/RX Specifications

RF RECEIVER SPECIFICATIONS
Sampling Rate (Fs): 40 to 64 GS/s
No. Of Receivers: 2
Analogue Bandwidth: Up to 32 GHz
Broad instantaneous bandwidth: Up to 6.4 GHz
Decimation: From 8 to 1024
Resolution: 10 Bits in Full Nyquist

RF TRANSMITTER SPECIFICATIONS
Sampling Rate (Fs): 40 to 64 GS/s
No. of Transmitters: 2
Output Frequency: Up to Fs/2 GHz in 1st Nyquist Zone. From Fs/2 to 32 GHz in 2nd Nyquist Zone
Interpolation: From 8 to 1024
Resolution: 10 Bits in full-Nyquist

Clocking Options

Software-selectable ADC/DAC clock source
External/Internal Reference Clock
External/Internal Sampling Clock
Internal PLL Option

All ADCs and DACs across multiple mezzanine cards can be synchronised using an external Clock Distribution Board.

Block Diagram